

Fabrication and Characterization of bulk FinFETs for Future Nano- Scale CMOS Technology

Jong-Ho Lee


Jongho@ee.knu.ac.kr

**School of EECS and National Education Center for Semiconductor Technology
Kyungpook National University, Daegu, 702-701 Korea**

Contents

- **Introduction**
- **Simulation Study**
- **Fabrication of Bulk FinFETs**
 - **by Spacer Technology**
 - **by Selective Si₃N₄ Recess**
- **Device and SRAM Cell Characteristics**
- **Summary**

Introduction: Technology Roadmap Beyond Bulk LDD CMOS




Introduction


- ◆ **Driving Force of CMOS Scaling-down:**
 - High Performance and High Integration Density

- ◆ **A Promising Device Structure**
 - Double/Triple-Gate MOSFETs (or FinFETs)


- ◆ **Why Double/Triple-Gate Transistor?**
 - Robustness against SCE
 - Higher Current Drivability
 - Good Subthreshold Swing




Introduction: Types of Double-Gate Transistors



(a) Type I



(b) Type II



(c) Type III

Process technology of FinFET is easy and compatible with conventional fabrication process



Types of Double/Triple-Gate Transistors

Type Key Geometry	Type I (Planar DG FETs)	Type II (Vertical DG FETs)	Type III (FinFETs)	(Triple-Gate MOSFETs)
Gate Position	Top/Bottom	Left/Right (or Cylinder)	Left/Right	Left/Right/Top
Body Shape	Horizontal	Vertical	Vertical	Vertical
Current Carrying Plane	Horizontal Surfaces	Side Surfaces	Side Surfaces	Side Surfaces
Current Flow Direction	Horizontal	Vertical	Horizontal	Horizontal

Double-Gate Transistor (SOI FinFET)


◆ FinFET

- ① simple, self-aligned double-gates
- ① good process compatibility
- ② thickness control of fin body
- ② RIE damage on the channel, high S/D resistance



* D. Hisamoto et al., UC Berkeley, p.1032, IEDM 1998

Body-Tied Double/Triple-Gate MOSFET Using Bulk Wafer (Bulk FinFET)



Schematic 3-D View


- ◆ Low wafer cost
- ◆ Low defect density
- ◆ Less back-bias effect
- ◆ High heat transfer rate to substrate
- ◆ Good process compatibility




**World 1st Cost-Effective
Double/Triple-Gate MOSFETs**

* J.-H. Lee., Korea/Japan/USA patent

Cross-Sectional Views (Body Structure) for 3-Dimensional Device Simulation




SOI FinFET




Bulk FinFET

3-D Simulation Results



V_T and DIBL versus Fin Width





Subthreshold Swing versus Fin Width

$$V_T = \Phi_{MS} + 2\phi_B + \frac{qN_{sub}t_b}{2C_{ox}} \quad \text{for fully depleted body}$$


* J.-H. Lee et al., KNU, p. 102, Si Nanoelectronics Workshop 2003

3-D Simulation Results



Device Temperature versus Gate Voltage

Fabrication Steps by Using Spacer Technology



4 Stack Layer Growth and Deposition






Photo Lithography, SiN Etching, Poly-Si Depo., and Dry Etching




SiN Removal Using Phosphoric Acid





Fabrication Steps




SiO₂, SiN, and SiO₂ Dry Etching




Fin Dry Etching




Fabrication Steps




Thin Ox., Filling, and Densification



Chemical Mechanical Polishing (CMP)




Wet Etch-back



First Body-Tied Triple-Gate MOFET (Bulk FinFET)


As⁺, 20 keV 3x10¹⁵/cm², 2 Fin




I_D - V_{GS} Characteristics of 40 nm bulk NFinFET

* T. Park et al., SNU/KNU, Nanomes03 2003


* T. Park et al., SNU/KNU, Physica E19, p.6, 2003



Modified Structure of Bulk FinFET



Thick SiN liner formation & SiN liner only recessed




◆ Clear Sidewall Open


◆ Planarization of the Top Surface of Poly-Si Gate

▪ Easy nano-scale patterning of gate poly-Si


Key Process Steps of Modified Bulk FinFET



SEM Views of Key Process Steps




SiN Liner Deposition




SiN Recess Etch

SEM Views of Key Process Steps

Gate Etch Profiles




Along Gate Line




Across Gate Line

* T. Park et al., Samsung/SNU/KNU, Symp. on VLSI Tech., 2003

SEM and TEM Views of Key Process Steps




Along Gate Line



12 nm fin body

Bulk FinFET Measurement


I_D - V_{GS} plot: I_D , DIBL, SS, and I_{sub}




◆ Measured I_D - V_{GS} of N and P type bulk FinFETs with drain bias

- high I_{on} ($\sim 200 \mu\text{A}/\mu\text{m}$ @ $V_{GS} = 1.5 \text{ V}$) compared to that of first lot devices
- low I_{off} ($< 0.2 \text{ nA}/\mu\text{m}$ @ $V_{DS} = 1.0 \text{ V}$)
- $I_{sub}/I_D < \sim 10^{-7}$


Static Noise Margin (SNM)



Bulk FinFET



Planar MOSFET



W/L

Load: 35 nm/90 nm


Pass: 35 nm/90 nm

Pull-Down: 50 nm/90 nm

Summary


- ❖ Briefly introduced key features of double/triple-gate FinFETs
- ❖ Bulk FinFETs were compared with SOI FinFETs
 - Nearly the same device scalability
 - Better wafer quality
 - Better characteristics regarding the body connected to sub.
- ❖ Bulk FinFETs have been demonstrated experimentally
 - First nano-scale bulk FinFET realized by using spacer technology
 - Modified bulk FinFETs realized by adopting selective Si_3N_4 recess
- ❖ Good device characteristics were achieved and SNM of 280 mV was obtained from SRAM cell at V_{CC} of 1.2 V

3-D Device Structure for Simulation



$L_G = 25 \text{ nm}$

$T_{OX} = 1.5 \text{ nm}$



Key Process Steps for Thinning of the Fin Body

